Mahdi Taheri

Publications

Journal / Periodical: IEEE Transactions on Device and Materials Reliability
Authors: Taheri, Mahdi; Cherezova, Natalia; Nazari, Samira; Azarpeyvand, Ali; Ghasempouri, Tara; Daneshtalab, Masoud; Raik, Jaan; Jenihhin, Maksim
Year: 2025
Journal / Periodical: 2025 IEEE 28th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)
Authors: Taheri, Mahdi; Patne, Parth; Cherezova, Natalia; Mahani, Ali; Herglotz, Christian; Jenihhin, Maksim
Year: 2025
Journal / Periodical: Journal of Circuits, Systems and Computers
Authors: Pappalardo, Salvatore; Bellarmino, Nicolo'; Deveautour, Bastien; Bosio, Alberto; Taheri, Mahdi; Daneshtalab, Masoud; Raik, Jaan; Jenihhin, Maksim
Year: 2025

Projects

Year: 2024 - 2027
Building on TalTech’s expertise in the field of computer engineering and its high-level capacity in the domain of diagnostics and testing of nanoelectronic systems, this project aims at establishing in TalTech, with the strong support of the Advanced Partners, the capacity to R&D&I a complete customised AI-chip design flow. The research ambition of the TAICHIP (TalTech AI-chip) action is a leading-edge forward-thinking R&D framework for reliable and resource-efficient custom AI-chips based on open HW architectures (e.g., RISC-V, NVDLA), open EDA (Electronic Design Automation) tools, methodologies and implementation technologies satisfying the requirements of AI applications of tomorrow. TAICHIP project also allows building at TalTech the necessary scientific knowledge, research skills, administrative and management skills, as well as strengthening its advanced training and education capacity. Evenly related to the central goal are the additional measures that focus on building the supporting capacities, as well as dissemination, exploitation and communication, and public policy focused activities.
Year: 2023 - 2024
The objective of this collaborative project is to enable trustworthy AI hardware by explainable and efficient Deep Neural Networks. As the main contribution to achieving this objective, the project will establish an EnTrustED Framework for DNN hardware design analysis that will follow the novel design flow. First, at the design-time phase, a combination of DNN-tailored AxC techniques will be provided to enhance the compute-efficiency of the DNN inference hardware. The Framework will enable a simulation-based analysis for identifying the neurons that are not practical for the optimisation and must keep their initial Exact Computing (ExC) implementation or the approximation should be reduced. It aims to equip the AI hardware with self-test mechanisms to detect hardware errors and fault-tolerance mechanisms for recovering from an error that has occurred and, thereby, continue the AI algorithm uninterruptedly. As one of the novelties, this project views eXplainable AI (XAI) from a hardware perspective. We intend to consider the AxC during the explainability and thus ensure a correct explanation of the decision taken by the DNN. Once we guarantee the correct behaviour of the hardware, and we have properly considered AxC, we can safely run explainability approaches to profile the DNN implantation still at the design-time for identification of DNN input specific significant neurons. The experimental nature of the project and the high interdependency of the contributions by EC-Lyon and TalTech make the envisioned face-to-face visits essential to achieving the goals of the collaboration.